

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03K 3/037	A1	(11) International Publication Number: WO 97/12442 (43) International Publication Date: 3 April 1997 (03.04.97)
(21) International Application Number: PCT/US96/14429 (22) International Filing Date: 11 September 1996 (11.09.96) (30) Priority Data: 08/534,634 27 September 1995 (27.09.95) US (71) Applicant: ANALOG DEVICES, INC. [US/US]; One Technology Way, Norwood, MA 02062 (US). (72) Inventor: GOEL, Rakesh; 400A, Civil Lines, Roorkee-247 667 (IN). (74) Agents: IANDIORIO, Joseph, S. et al.; Iandiorio & Teska, 260 Bear Hill Road, Waltham, MA 02154 (US).		(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report.

(54) Title: IMPROVED GATE DRIVER CIRCUIT AND HYSTERESIS CIRCUIT THEREFOR



(57) Abstract

A hysteresis circuit including first (88) and second (90) voltage reference circuits responsive to an input control signal ((VA) for providing first and second voltage levels connected in series to produce a higher voltage level; a first switching circuit (82), responsive to the voltage reference circuits to turn on and provide an output drive signal when the higher voltage is reached; a second switching circuit (84), responsive to the first switching circuit turning on, for removing one of the first and second voltage levels to produce a lower voltage level; the first switching circuit turning off in response to the input level control signal decreasing below the lower voltage level.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

IMPROVED GATE DRIVER CIRCUIT AND HYSTERESIS CIRCUIT THEREFOR**FIELD OF INVENTION**

This invention relates to an improved gate driver circuit for a power converter, and more particularly to a hysteresis circuit for a gate driver circuit.

BACKGROUND OF INVENTION

Gate drive circuits for power converters generally have a high side and a low side for driving the high and low side power converter devices which are typically MOSFET implemented. The low side MOSFET can be driven directly from the control signal since the gate driver circuit and converter have a common ground. But the high side needs isolation because it floats at a voltage above ground. Typically isolation is accomplished by a transformer followed by a rectifier and filter which reforms the modulated carrier signal to a d.c. level for driving the drive circuit which ultimately drives the power converter. There are a number of shortcomings with conventional gate driver circuits. There is a certain amount of ripple associated with the d.c. level which can be improved by increasing the size of the filter capacitor. But a compromise must be struck between the size of the capacitor and tolerable ripple. An even more troublesome problem occurs as the gate driver circuit turns on the high side power MOSFET and the gate-drain voltage is substantially reduced. This results in current flow through the inherent [parasitic] MOSFET gate-drain capacitance which loads the gate driver circuit and draws the voltage of the control signal below the trigger level and so turns off the power converter. The voltage quickly rises again now that the loading effects are gone and so the power converter is triggered on once again. This continues causing power loss and

overheating of the converter. Further since the ripple must be kept as small as possible so that it does not aggravate this rapid switching due to the loading, the filter capacitor must be fairly large. A large capacitor means a slower turn-off and turn-on time when the control signal switches the power converter.

5

SUMMARY OF INVENTION

It is therefore an object of this invention to provide an improved gate driver circuit for a power converter.

It is a further object of this invention to provide an improved hysteresis circuit for a gate driver circuit.

10

It is a further object of this invention to provide such a circuit which reduces loading effects and permits the use of a smaller filter capacitance.

It is a further object of this invention to provide such a circuit which has a more rapid turn-off and turn-on.

15

It is a further object of this invention to provide such a circuit which has a range of MOSFET operating voltages and turns off at a substantially lower voltage than that at which it turns on.

It is a further object of this invention to provide such a circuit which avoids the power loss and overheating caused by unwanted rapid turn-on and turn-off of the converter.

20

The invention results from the realization that a truly improved gate driver circuit for a power converter can be achieved using a hysteresis circuit which turns off the converter at a substantially lower voltage level than the level at which it turns on so that rapid unwanted cycles of turn-on and turn-off are avoided and since the lower turn-off

level is well below the higher turn-on level the amount of ripple tolerable is much greater so that the filter capacitance size can be reduced resulting in a smaller filter RC constant and faster turn-off and turn-on.

This invention features a hysteresis circuit including first and second voltage
5 reference circuits responsive to an input control signal for providing first and second
voltage levels connected in series to produce a higher voltage level. There is a first
switching circuit, responsive to the voltage reference circuits to turn on and provide an
output drive signal when the higher voltage is reached, and a second switching circuit,
responsive to the first switching circuit turning on, for removing one of the first and
10 second voltage levels to produce a lower voltage level. The first switching circuit turns
off in response to the input level control signal decreasing below the lower voltage level.

The invention also features a power converter gate driver circuit including a
torroidal transformer isolation circuit responsive to an input control signal, a rectifier
circuit, responsive to the isolation circuit, for rectifying the control signal, a filter circuit,
15 responsive to the rectifying circuit for filtering the rectified control signal, and a
hysteresis circuit, responsive to the filtered, rectified control signal reaching a higher
level for producing an output drive signal in response to the filtered, rectified control
signal decreasing to a lower level below the higher level for ending the output drive
signal and maintaining the output drive signal between the higher and lower levels.

20 In a preferred embodiment the hysteresis circuit may include first and second
voltage reference circuits responsive to an input control signal for providing first and
second voltage levels connected in series to produce a higher voltage level, a first
switching circuit, responsive to the voltage reference circuits to turn on and provide an
output drive signal when the higher voltage is reached, a second switching circuit,

responsive to the first switching circuit turning on, for removing one of the first and second voltage levels to produce a lower voltage level; the first switching circuit turning off in response to the input level control signal decreasing below the lower voltage level.

DISCLOSURE OF PREFERRED EMBODIMENT

5 Other objects, features and advantages will occur to those skilled in the art from the following description of a preferred embodiment and the accompanying drawings, in which:

Fig. 1 is a block diagram of a gate driver circuit according to this invention showing the power converter which it serves and the control circuit from which it derives
10 the control signal;

Figs. 2A, B and C show the waveforms at points A, B and C in Fig. 1; and

Fig. 3 is a more detailed schematic of the signal coupling and isolation circuit, rectification and filtering circuit, hysteresis circuit and driver circuit of Fig. 1.

There is shown in Fig. 1 a gate driver circuit 10 according to this invention
15 accompanied by control circuit 12 which provides the control signal input to gate driver 10 and power converter 14 which is driven by gate driver circuit 10. Gate driver circuit 10 includes toroidal transformer signal coupling and isolation circuit 16 which amplifies and isolates the incoming signal from control circuit 12. That signal is then rectified and filtered in rectification and filter circuit 18 and submitted to hysteresis circuit 20 whose
20 output drives drive circuit 22 that ultimately operates power converter 14.

Control circuit 12 provides a modulated carrier signal V_A , Fig. 2A, which represents the on condition 30 when modulation carrier V_A is present and an off condition 32 when carrier V_A is not present. After isolation, rectification and filtering, input

control signal V_A appears as signal V_B 34, Fig. 2B, as a continuous elevated d.c. level with significant ripple 36. In prior art devices where the power converter was turned on above a trigger level 38 and turned off below that level, it can be seen that the significant ripple 36 will cause the power converter to undesirably turn on and off a number of times during the defined on part of the signal. In addition to interfering with the operation of the circuit it also causes power loss and overheating. To combat this the present invention uses hysteresis circuit 20 which separates the on and the off triggers for the power converter creating a hysteresis effect so that the circuit is triggered on as conventionally at level 38 but will not be triggered off until the much lower level 40.

This results in the smoother operation of power converter 14 as indicated by the waveform V_C 42, Fig. 2C, having a smooth, continuous on period 44, bracketed by very fast turn-on 46 and turn-off periods, respectively, of approximately two microseconds. The fast turn on is achieved because the control signal is substantially higher than the voltage required to trigger the MOSFET which results in a very fast charging of the MOSFET gate-source capacitance. Since the turn-off level 40, Fig. 2B, is well spaced from the turn-on level 38, even significant ripple 36 does not cause the undesirable cycling on and off or hunting that occurs in conventional prior art devices. In fact, the ripple tolerated can be increased so that the filter capacitance in rectification and filtering circuit 18 can be made even smaller, thereby decreasing further the turn-on and turn-off periods 46 and 48 of power converter 14.

Power converter 14 may include a pair of MOSFET transistors 50, 52 that have their load electrodes connected to a common point and to the ultimate load 54. Since the low side MOSFET 52 is connected to a common ground with control circuit 12, it can be operated directly on line 56 from control circuit 12. However, since the high side

MOSFET 50 is connected to a common point 56, which is floating or subject to variable voltage, it requires the added complexity of gate driver circuit 10.

Signal coupling and isolation circuit 16, Fig. 3, includes a signal enhancer or amplifier including transistors 60 and 62 having a common emitter output connected through coupling capacitor 64 to isolation transformer 66. The secondary isolation transformer 66 is delivered to full wave bridge rectifier 68 in rectification and filtering circuit 18. The output from rectifier 68 is filtered by RC filter 70 which includes resistance 72 and capacitance 74. The output V_B from rectification and filtering circuit 18 is delivered on line 76 to hysteresis circuit 80 which includes first and second switching circuits 82 and 84 and a reference device 86. Reference device 86 includes first and second voltage reference circuits 88 and 90 which are implemented as shown by Zener diodes having breakdown voltages of 6.3 volts and 4.7 volts, respectively, so that when both Zener diodes 88 and 90 are in the circuit the total breakdown voltage is 11 volts.

First switching circuit 82 includes transistor 92 whose base is biased by the voltage divider network consisting of resistors 94 and 96 connected in series between line 76 and reference device 86. First switching circuit 82 also includes resistances 98 and 100 at the junction 102 of which the output is provided to drive circuit 22. Second switching circuit 84 includes transistor 104 and a resistance 106 connected to the base of transistor 104 in series with resistor 98 in first switching circuit 82. The collector of transistor 104 is connected directly to the junction between Zener diodes 88 and 90. Drive circuit 22 includes a pair of transistors 110, 112 whose bases are connected in common at terminal 114 electrically connected to terminal 102. The output from drive circuit 22 is taken from the common connection 116 between transistors 110 and 112 and is interconnected to the gate of the power converter MOSFET 50, Fig. 1, through

resistance 118, Fig. 3.

In operation, a signal V_A , Fig. 2A, applied at the input of signal coupling and isolation circuit 16, Fig. 3, is amplified by transistors 60 and 62 and delivered to isolation transformer 66, then rectified in rectifier 68 and filtered by filter 70 to provide the output V_B , Fig. 2B. V_B is provided on line 76, Fig. 3, to first switching circuit 82 in hysteresis circuit 80. When the voltage V_B goes above 11 volts (the upper voltage level determined by Zener diodes 88 and 90 being connected together in series), the voltage at the base of transistor 92 is decreased sufficiently so that transistor 92 conducts and provides an output signal on terminal 102, and thus also on terminal 114 to operate drive circuit 22. At the same time this turning on of transistor 92 provides the output signal at terminal 114, it also turns on transistor 104 causing transistor 104 to conduct and short out Zener diode 90 thereby dropping the voltage by 11.0 volts to 6.3 volts. This means that the input voltage V_A and thus the rectified filtered voltage V_B can go as low as 6.3 volts approximately before transistor 92 would be turned off. This wide range between the triggering on and triggering off allows a large ripple to be tolerated and overcomes the problem of the loading effects that occur when power converter 14 is turned on. When the voltage actually drops below 6.3 volts, for example when V_A drops to level 32, Fig. 2A, then transistor 92 will be turned off, the signal to terminal 114 will stop, and transistor 104 will be turned off, reintroducing Zener 90 in series with Zener diode 88.

An added advantage of gate driver 10 is provided by charge pump 140, Fig. 3, which forms a part of gate driver circuit 22. During operation, capacitor 142 charges through diode 144. Thus when the circuit provides a signal on terminal 114, capacitor 142 is ready to discharge through conducting transistor 110 and resistance 118 to provide the MOSFET gate capacitance charging current to rapidly turn on MOSFET 50 in power

converter 14. The addition of diode 144 means that capacitor 142 does not slow down the operation of filter 70 at turn off. When switching circuits 92 and 104 are turned off the voltage at the base of transistor 112 goes to zero and so the voltage stored on the gate of MOSFET 50, Fig. 1, will turn on transistor 112, thus discharging the gate capacitor's voltage through resistance 118 and this assists in the rapid turn-off of the power MOSFET 50.

Although specific features of this invention are shown in some drawings and not others, this is for convenience only as each feature may be combined with any or all of the other features in accordance with the invention.

Other embodiments will occur to those skilled in the art and are within the following claims:

What is claimed is:

CLAIMS

1 1. A hysteresis circuit comprising:
2 first and second voltage reference circuits responsive to an input
3 control signal for providing first and second voltage levels connected in series to produce
4 a higher voltage level;
5 a first switching circuit, responsive to said voltage reference circuits
6 to turn on and provide an output drive signal when said higher voltage is reached;
7 a second switching circuit, responsive to said first switching circuit
8 turning on, for removing one of said first and second voltage levels to produce a lower
9 voltage level; said first switching circuit turning off in response to the input level control
10 signal decreasing below said lower voltage level.

1 2. A power converter gate driver circuit comprising:
2 an isolation circuit, responsive to an input control signal;
3 a rectifier circuit, responsive to said isolation circuit, for rectifying
4 said control signal;
5 a filter circuit, responsive to said rectifying circuit for filtering the
6 rectified control signal; and
7 a hysteresis circuit, responsive to the filtered, rectified control
8 signal reaching a higher level for producing an output drive signal in response to the
9 filtered rectified control signal decreasing to a lower level below said higher level for
10 ending said output drive signal and maintaining said output drive signal between said
11 higher and lower levels.

1 3. The power converter gate driver circuit of claim 2 in which said
2 hysteresis circuit includes:

3 first and second voltage reference circuits responsive to an input
4 control signal for providing first and second voltage levels connected in series to produce
5 a higher voltage level;

6 a first switching circuit, responsive to said voltage reference circuits
7 to turn on and provide an output drive signal when said higher voltage is reached;

8 a second switching circuit, responsive to said first switching circuit
9 turning on, for removing one of said first and second voltage levels to produce a lower
10 voltage level; said first switching circuit turning off in response to the input level control
11 signal decreasing below said lower voltage level.




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/14429

A. CLASSIFICATION OF SUBJECT MATTER IPC(6) :H03K 3/037 US CL :327/205 According to International Patent Classification (IPC) or to both national classification and IPC																				
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) U.S. : 327/102, 104, 108, 142, 143, 184, 205, 206 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) APS																				
C. DOCUMENTS CONSIDERED TO BE RELEVANT																				
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.																		
X, P	US, A, 5,523,709 (Phillipset al.) 04 June 1996, Fig. 3.	1-3																		
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.																				
<table border="0"><tr><td>* Special categories of cited documents:</td><td>"T"</td><td>later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</td></tr><tr><td>"A" document defining the general state of the art which is not considered to be of particular relevance</td><td>"X"</td><td>document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</td></tr><tr><td>"E" earlier document published on or after the international filing date</td><td>"Y"</td><td>document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</td></tr><tr><td>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</td><td>"G"</td><td>document member of the same patent family</td></tr><tr><td>"O" document referring to an oral disclosure, use, exhibition or other means</td><td></td><td></td></tr><tr><td>"P" document published prior to the international filing date but later than the priority date claimed</td><td></td><td></td></tr></table>			* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"G"	document member of the same patent family	"O" document referring to an oral disclosure, use, exhibition or other means			"P" document published prior to the international filing date but later than the priority date claimed		
* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention																		
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone																		
"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art																		
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"G"	document member of the same patent family																		
"O" document referring to an oral disclosure, use, exhibition or other means																				
"P" document published prior to the international filing date but later than the priority date claimed																				
Date of the actual completion of the international search 08 OCTOBER 1996		Date of mailing of the international search report 16 OCT 1996																		
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230		Authorized officer JEFFREY ZWEIZIG Telephone No. (703) 308-0956																		